Abstract: ThePaper Presents efficient implementation of downsampler and upsampler using
I. Introduction
In multirate DSP the sampling rate of a signal is changed in order to increase the efficiency ofvarious signal processing operations [1] . Down-sampling reduces the sampling rate whereas up-sampling increases thesampling rate. Basic operations of multirate processing are Upsampler, Downsampler, Decimation and Interpolation.
Upsampling:
An Upsampler with sampling factor L, where L is a positive integer and every L th sample is takenfrom x[n] with all others zero which develops an output sequence x e [n] with a sampling rate that is L times greater than that of the input sequence. Decimation is a technique for reducing the number of samples in a discrete-time signal [2] . The elementwhich implement this technique is referred to as a decimator.
Interpolation:
Interpolation is a method of constructing new data points within the range of a discrete set of knowndata points. Interpolation increase sampling rate by integer factor.
II. Figures Of Samplers
The block diagrams of the samplers are structured depending upon the sampling factor. The sampling factor used in this paper is 3 for both upsampler and downsampler . From the structure of the CSLA, it is clear that there is scope for reducing the area and power consumption in the samplers. CSLA is not more area efficient because it uses multiple pairs of Ripple Carry Adders (RCA) to generate partial sum and carry by considering carry input C in =0 and C in =1, then the final sum and carry are selected by the multiplexers (mux). The basic idea of this project is to use Binary to Excess-1 Converter (BEC) instead of RCA withC in =1 in the regular CSLA to achieve lowerarea and powerconsumption [6] - [8] . The main advantage of this BEC logic comes from the lesser number of logic gates than the n-bit Full Adder (FA) structure. Sampler old is the block diagram which uses only the adders whereas sampler new is the one which uses modified carry select adder.
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III. Multirate Design Methodology
Design of the down sampler and upsampler is done with M = 3 and L= 3. The design procedure can be extended for an arbitrary M and L. The same design of upsampler and downsampler which consists of a modified carry select adder is used in tunable band pass filter as a multirate application. The noised input signal of a filter is denoised and obtained as filter output. 
IV. Results
Simulation of Down Sampler
V. Conclusion
Multirate systems are commonly used for audio, video processing, communication systems and transform analysis.
The implementation ofdownsampler and upsampler with multirate signal processing approach is presented. The results are found satisfactory. Physical testing verified that implementation worked correctly for all factors. The proposed methodology which uses a modified carry select adder provides a systematic way to derive low power and area consumption.The same is used in the application of tunable band pass filter but using a modified carry select adder increases the delay.
VI. Future Scope
In future, efforts will be directed towards transistor level implementation of multirate modules to get full custom design with different circuit topology and optimization level to obtain very less area and power. 
